Formal verification of translation validators
نویسنده
چکیده
منابع مشابه
LLVM M.D.: A Denotational Translation Validator
Translation validation is a static analysis that, given two programs, tries to verify that they have the same semantics. In this paper, we present a novel design for translation validators: denotational translation validation. Instead of verifying a simulation relation between two programs—as usual translation validators do—a denotational translation validator computes and compares denotations....
متن کاملA short introduction to two approaches in formal verification of security protocols: model checking and theorem proving
In this paper, we shortly review two formal approaches in verification of security protocols; model checking and theorem proving. Model checking is based on studying the behavior of protocols via generating all different behaviors of a protocol and checking whether the desired goals are satisfied in all instances or not. We investigate Scyther operational semantics as n example of this...
متن کاملWeb Service Choreography Verification Using Z Formal Specification
Web Service Choreography Description Language (WS-CDL) describes and orchestrates the services interactions among multiple participants. WS-CDL verification is essential since the interactions would lead to mismatches. Existing works verify the messages ordering, the flow of messages, and the expected results from collaborations. In this paper, we present a Z specification of WS-CDL. Besides ve...
متن کاملEquivalent Semantic Translation from Parallel DEVS Models to Time Automata
Dynamic reconfigurable simulation based on Discrete Event System Specification (DEVS) requires efficient verification of simulation models. Traditional verification method of DEVS model is based on I/O test in which a DEVS model is regarded as a black box or a grey box. This method is low efficient and insufficient because input samples are often limited. This paper proposes a formal method whi...
متن کاملGenerating Formal Verification Properties from Natural Language Hardware Specifications
OF THE DISSERTATION Generating Formal Verification Properties from Natural Language Hardware Specifications By Christopher Bryant Harris Doctor of Philosophy in Electrical and Computer Engineering University of California, Irvine, 2015 Professor Ian G. Harris, Chair Verification of modern digital systems can consume up to 70% of the design cycle. Verification engineers must create formal proper...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009